Skip to content

FPGA (Field Programmable Gate Arrays) Design
Uplatz

Self-paced videos, Lifetime access, Study material, Certification prep, Technical support, Course Completion Certificate

Summary

Price
£100 inc VAT
Or £33.33/mo. for 3 months...
Study method
Online, On Demand
Duration
11.4 hours · Self-paced
Qualification
No formal qualification
Certificates
  • Reed courses certificate of completion - Free
  • Uplatz Certificate of Completion - Free

Overview

Uplatz provides this comprehensive course on FPGA Design & Implementation. It is a self-paced course consisting of video lectures. You will be awarded Course Completion Certificate at the end of the course.

A Field-Programmable Gate Array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence the term field-programmable. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC). Circuit diagrams were previously used to specify the configuration, but this is increasingly rare due to the advent of electronic design automation tools.

FPGAs contain an array of programmable logic blocks, and a hierarchy of reconfigurable interconnects allowing blocks to be wired together. Logic blocks can be configured to perform complex combinational functions, or act as simple logic gates like AND and XOR. In most FPGAs, logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory. Many FPGAs can be reprogrammed to implement different logic functions, allowing flexible reconfigurable computing as performed in computer software.

FPGAs have a remarkable role in embedded system development due to their capability to start system software (SW) development simultaneously with hardware (HW), enable system performance simulations at a very early phase of the development, and allow various system partitioning (SW and HW) trials and iterations before final freezing of the system architecture.

Using field programmable gate arrays (FPGAs) can significantly increase the complexity of the design process. As seen in the previous FAQ on the application considerations when selecting FPGAs, these devices can bring improved performance to complex functions and improve overall system performance. This FAQ will consider the design process for FPGAs while the next and final FAQ in this series will review system integration issues to be addressed when using FPGAs.

There are several steps in the design process when using any programmable logic, including FPGAs. These steps include design entry, design synthesis, and design verification (including functional verification and timing verification and takes places at different points during the design flow), design implementation, and device programming. The design process for FPGAs presents a variation on that basic process.

FPGA floorplanning identifies structures and functions that should be placed in proximity to each other. It can be used to reduce the amount of delay in a critical path. Floorplanning can be implemented when starting the FPGA design process before the first design iteration for design entry (place and route). It can also be used after a problem is identified during various steps of the design verification process to correct timing problems. With floorplanning, designers can identify portions of logic contributing to timing problems and correct the design entry information to reduce the routing delay.

Certificates

Reed courses certificate of completion

Digital certificate - Included

Will be downloadable when all lectures have been completed

Uplatz Certificate of Completion

Digital certificate - Included

Course Completion Certificate by Uplatz

Curriculum

1
section
32
lectures
11h 27m
total

    • 1: Introduction to FPGA (Field-Programmable Gate Arrays) 31:48
    • 2: FPGA Testing 16:54
    • 3: FPGA Design Flows & Design Tools 36:06
    • 4: FPGA Design using Verilog - Introduction 16:28
    • 5: Verilog overview 18:37
    • 6: Data Types 17:23
    • 7: Procedural Assignments 18:44
    • 8: VHDL Design using Verilog 13:38
    • 9: Visual Verification of Designs 23:49
    • 10: Finite State Machines - part 1 22:18
    • 11: Finite State Machines - part 2 32:31
    • 12: Design Examples 40:02
    • 13: Test Benches 16:44
    • 14: SystemVerilog for Synthesis 17:02
    • 15: Packages & Interfaces 08:48
    • 16: Simulate and Implement SOPC Design 27:16
    • 17: Reading Data from Peripherals 08:40
    • 18: UART SDRAM Python 21:31
    • 19: Script execution in Quartus and ModelSim NIOS 13:46
    • 20: Image Processing using FPGA 31:45
    • 21: Challenges in using FPAA and FPGA in Mixed Signal Technology 04:52
    • 22: Protoflex 20:16
    • 23: Reconfigurable Hardware 29:39
    • 24: Wordcount using MapReduce for FPGA 18:34
    • 25: FPGA implementation of DSP Circuits 25:35
    • 26: Reversible Logic Circuits 24:00
    • 27: FPGA implementation of Divider in Finite Field 13:13
    • 28: Principles of PLI 13:21
    • 29: Spartan FPGA implementation 13:13
    • 30: Programmable Chips and Boards 28:30
    • 31: Memristive FPGA 29:40
    • 32: Mentor Graphics Tools & Guidelines 32:08

Course media

Description

Course Objectives

  • Learn how to model a design in Altera's ModelSim and Xilinx Isim, as well as how to programme FPGAs using the Xilinx ISE tool
  • Use ModelSim to debug a VHDL design
  • Use ModelSim to simulate a VHDL design
  • Get to know Altera and Xilinx tools
  • FPGA programming

FPGA Design & Implementation - Course Syllabus

  1. Introduction to FPGA (Field Programmable Gate Arrays)
  2. FPGA Testing
  3. FPGA Design Flows & Design Tools
  4. FPGA Design using Verilog - Introduction
  5. FPGA Design using Verilog - Verilog overview
  6. FPGA Design using Verilog - Data Types
  7. FPGA Design using Verilog - Procedural Assignments
  8. FPGA Design using Verilog - VHDL Design using Verilog
  9. FPGA Design using Verilog - Visual Verification of Designs
  10. FPGA Design using Verilog - Finite State Machines - part 1
  11. FPGA Design using Verilog - Finite State Machines - part 2
  12. FPGA Design using Verilog - Design Examples
  13. FPGA Design using Verilog - Test Benches
  14. FPGA Design using Verilog - SystemVerilog for Synthesis
  15. FPGA Design using Verilog - Packages & Interfaces
  16. Simulate and implement SOPC Design
  17. Reading Data from Peripherals
  18. UART SDRAM Python
  19. Script execution in Quartus and ModelSim NIOS
  20. Image Processing using FPGA
  21. Challenges in using FPAA FPGA in Mixed Signal Technology
  22. Protoflex
  23. Reconfigurable Hardware
  24. Wordcount using MapReduce for FPGA
  25. FPGA implementation of DSP Circuits
  26. Reversible Logic Circuits
  27. FPGA implementation of Divider in Finite Field
  28. Principles of PLI
  29. Spartan FPGA implementation
  30. Programmable Chips and Boards
  31. Memristive FPGA
  32. Mentor Graphics Tools & Guidelines

FPGAs (Field Programmable Gate Arrays) are semiconductor devices that consist of a matrix of customizable logic blocks (CLBs) linked by programmable interconnects. After production, FPGAs may be reprogrammed to meet specific application or feature needs. FPGAs differ from Application Particular Integrated Circuits (ASICs), which are custom-made for specific design needs. Although one-time programmable (OTP) FPGAs exist, the most common are SRAM-based FPGAs that can be reprogrammed as the design changes. FPGA programming has recently gained popularity due to its many advantages. It enables you to offload resource-intensive operations to hardware, resulting in improved performance. FPGAs may be programmed and reprogrammed to meet current requirements, which saves money in the long term. In this essay, I'll describe what an FPGA is, how to programme it, and how to utilise it.

It's an integrated circuit that may be configured by a user after it's been created for a particular purpose. Adaptive logic modules (ALMs) and logic elements (LEs) are coupled through programmable interconnects in modern FPGAs. These bricks combine to form a physical array of logic gates that may be configured to execute a variety of functions. This distinguishes them from other kinds of microcontrollers or Central Processing Units (CPUs), whose configuration is fixed and cannot be changed by the manufacturer.

FPGA Design is a course that teaches students how to construct and simulate their VHDL designs effectively. These designs will also be implemented on a Xilinx BASYS 3 or BASYS 2 FPGA development board so that the students may witness their ideas in action. This course teaches users how to convert their digital logic ideas into VHDL designs that can be simulated in ModelSim or ISim and then implemented on an FPGA development board from start to finish. Students will learn how to utilise Altera's tools in addition to Xilinx development boards in this course.

Who is this course for?

Everyone

Requirements

Passion & determination to achieve your goals

Career path

  • FPGA Design Engineer
  • FPGA Implementation Engineer
  • FPGA Algorithm Engineer
  • FPGA Design Consultant
  • Electronics Engineer
  • Embedded Engineer
  • Hardware Engineer
  • Firmware Engineer
  • FPGA Crypto Validation Engineer
  • FPGA Design Application Engineer
  • FPGA/ASIC Engineer
  • Electronics & Instrumentation Engineer
  • Electronics Engineer VHDL FPGA
  • Digital Design Engineer

Questions and answers

Currently there are no Q&As for this course. Be the first to ask a question.

Ask a question

Reviews

Currently there are no reviews for this course. Be the first to leave a review.

Leave a review

Legal information

This course is advertised on Reed.co.uk by the Course Provider, whose terms and conditions apply. Purchases are made directly from the Course Provider, and as such, content and materials are supplied by the Course Provider directly. Reed is acting as agent and not reseller in relation to this course. Reed's only responsibility is to facilitate your payment for the course. It is your responsibility to review and agree to the Course Provider's terms and conditions and satisfy yourself as to the suitability of the course you intend to purchase. Reed will not have any responsibility for the content of the course and/or associated materials.

FAQs

Study method describes the format in which the course will be delivered. At Reed Courses, courses are delivered in a number of ways, including online courses, where the course content can be accessed online remotely, and classroom courses, where courses are delivered in person at a classroom venue.

CPD stands for Continuing Professional Development. If you work in certain professions or for certain companies, your employer may require you to complete a number of CPD hours or points, per year. You can find a range of CPD courses on Reed Courses, many of which can be completed online.

A regulated qualification is delivered by a learning institution which is regulated by a government body. In England, the government body which regulates courses is Ofqual. Ofqual regulated qualifications sit on the Regulated Qualifications Framework (RQF), which can help students understand how different qualifications in different fields compare to each other. The framework also helps students to understand what qualifications they need to progress towards a higher learning goal, such as a university degree or equivalent higher education award.

An endorsed course is a skills based course which has been checked over and approved by an independent awarding body. Endorsed courses are not regulated so do not result in a qualification - however, the student can usually purchase a certificate showing the awarding body's logo if they wish. Certain awarding bodies - such as Quality Licence Scheme and TQUK - have developed endorsement schemes as a way to help students select the best skills based courses for them.
View all
Related searches: Online courses

Interest free credit agreements provided by Zopa Bank Limited trading as DivideBuy are not regulated by the Financial Conduct Authority and do not fall under the jurisdiction of the Financial Ombudsman Service. Zopa Bank Limited trading as DivideBuy is authorised by the Prudential Regulation Authority and regulated by the Financial Conduct Authority and the Prudential Regulation Authority, and entered on the Financial Services Register (800542). Zopa Bank Limited (10627575) is incorporated in England & Wales and has its registered office at: 1st Floor, Cottons Centre, Tooley Street, London, SE1 2QG. VAT Number 281765280. DivideBuy's trading address is First Floor, Brunswick Court, Brunswick Street, Newcastle-under-Lyme, ST5 1HH. © Zopa Bank Limited 2025. All rights reserved.