Based in Cambridge the Senior Digital Design Engineer will be joining an exciting organisation working on the development of brand new Imaging Technology.
The Senior Digital Design Engineer will be working on the development and implementation of Algorithms and functional blocks for ASIC Synthesis. Other responsibilities will include System integration, debugging and Block Level Verification.
The successful candidate will have a proven background in ASIC / FPGA Design Technologies, along with:
- VHDL or Verilog
- Experience with Hardware Synthesis tools
- Simulation with ModelSIM, VCS and nc-SIM
- Python and C/C++
- Algorithm Implementation
The successful candidate will be working with a highly technical team in modern offices (with a range of facilities) and close to a train station. There is an excellent salary on offer, along with share options, please get in touch for more information.
Bank or payment details should not be provided when applying for a job. reed.co.uk is not responsible for any external website content. All applications should be made via the 'Apply now' button.Report this job